P. 23

MR2723-166

REMARKS

This case has been carefully reviewed and analyzed in view of the Official Action dated 14 February 2002. Responsive to the rejections made in the Official Action, Claims 1-8 have been canceled by this Amendment and new Claims 9-19 have been inserted for further prosecution in this case.

In the Official Action, the Examiner objected to the entire disclosure as being replete with errors in form, grammar, spelling, and punctuation. Accordingly, the following changes to the disclosure are submitted herewith:

- 1. A supplemental copy of the original Application papers are enclosed herewith as per the Examiner's request. The supplemental Application papers are as originally filed, except that the lines of text are double-spaced, the text is printed on good quality paper, non-printable characters have been removed and non-English characters have been removed. The substantive content of the new Application papers is exactly that of the original Application, as filed.
- 2. The Title of the Invention, as originally filed, has been replaced with a brief but technically accurate and descriptive Title, "DIGITAL FM DEMODULATOR WITH REDUCED QUANTIZATION NOISE".
 - 3. The Abstract, as originally filed, has been deleted in its entirety and

replaced by a Substitute Abstract to correct the numerous errors contained therein. It is believed that the Substitute Abstract now possesses proper form.

ROSENBERG KLEIN LEE

4. The Specification has been amended by replacement of the original Specification, as filed, with the Substitute Specification, which was the most efficient means to correct the numerous idiomatic, grammatical, and translational errors found therein. It is believed that the subject matter disclosed by the Substitute Specification was previously disclosed in the Specification and Claims, as filed, and the accompanying Drawing Figures. No new matter has been added by these changes. Additionally, a marked-up copy of the Supplemental Specification described above is attached to this Amendment in compliance with MPEP § 608.01(q). The Substitute Specification includes the same changes as are indicated in the marked-up copy of the Supplemental Specification.

In the Official Action, the Examiner rejected Claims 1, 2, and 4-8 under 35 U.S.C. § 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which Applicant regards as the invention. The Examiner found the Claims to be generally narrative and indefinite and containing numerous grammatical and idiomatic errors. As previously indicated, the original Claims, as filed, have been canceled by this Amendment and new Claims 9-19 have been



inserted for further prosecution in this case. It is believed that the new Claims clearly and unambiguously define the metes and bounds of the instant invention, for which Patent protection is being sought.

The Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as being anticipated by Hunsinger, et al. (U.S. Patent #5,465,396; hereinafter Hunsinger). The Examiner found that the reference discloses the method of operation of the invention of the subject Patent Application, as originally claimed.

Before discussing the prior art reference relied upon by the Examiner, it is believed beneficial to first briefly review the structure of the invention of the subject Patent Application. The invention of the subject Patent Application is a digital FM demodulator used in radio communication systems such as pagers, cellular phones, Global Positioning Satellite (GPS) systems, and Digital Enhanced Cordless Telecommunication (DECT) systems. The system utilizes a phase compensating feedback loop similar to that found in phase locked loops (PLL). The system also has elements and structure in common with Delta-Sigma analog-to-digital (A/D) converters to reduce quantization errors in producing the digital output sequence from a continuously-variable phase-proportional voltage level. The elimination of quantization error is especially imperative in the demodulation or decoding of digital signals in that the quantized error does not effect the output signal's




amplitude, but rather places erroneous bit patterns into the digital time sequence. That is to say, that a slight quantization error can cause a received bit to be in a logical "1" state when that bit was originally transmitted in a logical "0" state.

A modulated signal Ai containing digitally encoded information on an intermediate frequency (IF) signal is presented to the input of a segmented reference delay line which includes a course delay line for introducing a fixed delay into the input signal, and a fine delay line which is used to introduce a variable delay in discrete levels to the input signal. The fine delay line has coupled thereto a series of output taps, each of which are connected at the output of each of a series of discrete delay elements. The signal at each of the output taps is a delayed copy of the input signal, the delay time of each being the sum of the delay time of the course delay line and the sum of the delay times of each fine delay element through which the output signal has passed up to the subject output tap.

The output taps of the fine delay line are coupled to respective inputs of an M-to-1 multiplexer. The multiplexer selectively couples one of the input terminals thereof to the output terminal thereof such that the signal at the output of the multiplexer is a selected one, Aid, of the delayed copies of the input signal taken from the fine delay line.

Delayed signal Aid and input signal Ai are coupled to the input of a phase detector.



The phase detector produces an output pulse at its output port proportional in width to the phase difference between Ai and Aid. The output pulses of the phase detector are signed; they convey, by being either positive or negative, whether the signal Aid leads or lags the signal Ai.

The output port of the phase detector is coupled to a charge pump circuit, or charge integrator. The charge integrator produces a signal at its output proportional to an amount of stored charge accumulated therein. The storage of charge is controlled through the output pulses, received over time, from the phase detector. When the output pulse of the phase detector is positive, i.e., Aid leads Ai, charge is added to the charge accumulator and when the output pulse of the phase detector is negative, i.e., Ai leads Aid, charge is removed from the charge integrator. The output of the charge pump, Vf, increases and decreases according to the relative phase between Ai and Aid.

The output of the charge pump circuit is coupled to the input of a quantizer for producing the final digital output signal at the quantizer output terminal. Typically, the quantizer is an A/D converter. In the Delta-Sigma A/D converter configuration, as utilized by the subject digital FM demodulator, the quantizer is a 1-bit A/D converter or a voltage comparator. The quantizer converts Vf into a digital output sequence, y, by forcing a change in state of the output signal when Vf crosses a reference voltage level.



A feedback mechanism is implemented through a digital integrator which takes at its input the digital output sequence y and produces at its output a binary delay selection word. The digital integrator may be a digital up/down counter which counts up when the state of output signal y is a logical "1", and counts down when the output signal y is a logical "0". The delay selection word at the output of the digital integrator is presented to the selection port of the multiplexer to select one of the delayed input signals to present to the phase detector circuit at the next cycle or sampling period.

One advantage of the subject digital FM demodulator is that it requires no external clock for a timing reference. The components of the demodulator are synchronized through the modulated signal Ai. The output pulses of the phase detector are defined by the rising edge of Ai and the rising edge of Aid. The charge in the charge integrator is output as Vf before the falling edge of Ai. The falling edge of Ai is optionally used to trigger the quantizer and counter. This timing and its relationship to the frequency of the digital output signal of the system realizes an inherent low pass digital filter in the demodulator system. It is the inherent low pass filter that reduces the quantization noise introduced by the quantizing process when producing the digital output sequence.

As stated hereinabove, the Examiner rejected Claims 1-8 under 35 U.S.C. § 102(b) as being anticipated by Hunsinger. Although the invention of Hunsinger is shown as



having several elements in common with the subject digital FM modulator, important differences exist due to the nature of the output signal produced by each system. Hunsinger does not seek to extract a digital sequence and does not, therefore, recognize the problems associated therewith. Hunsinger's invention produces at its output an analog signal, i.e., one having a continuously variable amplitude which, if quantization error were to occur therein, only a minute deviation from an optimal amplitude would occur. In systems relying on analog signals for the conveyance of information, such errors in the reconstructed amplitude of a signal are unlikely to produce a catastrophic degradation in the information being transmitted. In the production of digital sequences, quantization errors result in incorrect data being inserted into the data stream, i.e., errors occur along the time axis. Errors of this type can render the information being conveyed undecipherable. Thus, the system of the present invention is designed to greatly reduce the occurrence of such errors.

As Hunsinger does not teach a digital demodulator, the reference does not show or suggest the use of a "quantizer configured to produce a digital output signal at an output terminal thereof' as implemented by the present invention, as now claimed. Furthermore, Hunsinger does not show or suggest the feedback structure of the present invention, i.e., "a digital integrator coupled to said digital output signal, wherein said digital integrator is

coupled to [a] multiplexer for selectively applying a delay". Only through the quantizer of the present invention is a digital output sequence produced and only through the feedback of the digital output sequence to select the appropriate delayed input signal for the next cycle is the inherent digital filter realized to reduce the quantization error of the quantizer. Hunsinger shows a process for controlling the digital delay through the phase detection process, not through feedback from the output signal. Whereas the feedback structure of the instant invention operates to minimize the phase difference detected by the phase detector, much like a PLL, Hunsinger's open-loop design does not. Hunsinger's objective is in providing the ability to cancel or filter out an undesired signal through a tracking delay element notch filter, which is adjusted continuously in response to the instantaneous frequency of a dominating interference signal (Column 6, Lines 26-58).

ROSENBERG KLEIN LEE

As previously stated, Hunsinger fails to disclose a "quantizer configured to produce a digital output signal at an output terminal thereof', nor "a digital integrator coupled to said digital output signal, wherein said digital integrator is coupled to [a] multiplexer for selectively applying a delay". Therefore, it is respectfully submitted that Hunsinger does not anticipate the invention of the subject Patent Application, as now claimed. Moreover, as Hunsinger does not show or suggest the combined elements for

ROSENBERG KLEIN LEE

P. 31

MR2723-166

the purposes and objectives of producing a digital output sequence in the manner set forth in the subject Patent Application and as discussed hereinabove, it is submitted, respectfully, that the subject digital FM demodulator is not made obvious by the Hunsinger reference, either.

It is now believed that the subject Patent Application has been placed in condition for allowance, and such action is respectfully requested.

Respectfully submitted,

Morthn J. Rosenberg Registration #26,049

Rosenberg, Klein & Lee 3458 Ellicott Center Drive-Suite 101 Ellicott City, MD 21043 (410) 465-6678

CERTIFICATE OF FACSIMILE TRANSMISSION

I hereby certify that this paper is being facsimile transmitted to Art Unit #2631 in the U.S. Patent and Trademark Office on the date shown below.



COPY FOR FILING WITH AMENDMENT

MR2723-166

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant:

Jieh-Tserng Wu, et al.

Serial No:

09/327,178

: Art Unit #2631

Filed

7 June 1999

: Examiner:

Title

METHOD OF DIGITAL FM

DEMODULATOR

REQUEST FOR EXTENSION OF TIME UNDER RULE 1.136

Honorable Commissioner for Patents Washington, D.C. 20231

Sir:

Applicant hereby requests an Extension of Time for two (2) months to respond to the outstanding Official Action dated 14 February 2002. An Amendment is being filed concurrently with this Request for Extension of Time, which is believed to place the case in condition for allowance.

A check in the amount of \$200.00 is hereby enclosed to cover the filing fees associated with this Extension of Time. If there are any further fees necessary in this filing, the Director of Patents and Trademarks is hereby authorized to charge such to Deposit Account #18-2011.

Respectfully submitted,

Morton J. Rosenberg Registration #26,049

3458 Ellicott Center Drive-#101 Ellicott City, Maryland 21043 (410) 465-6678

MARKED-UP SUBSTITUTE ABSTRACT

ABSTRACT OF THE DISCLOSURE

The present invention relates to a new method of digital FM demodulator that incorporates いわにろとら using the delay lines as timing reference and the concept of delta-sigma analog-to-digital/eenverter to implement the function of time-to-digital is constructed from a conversion/safd/FM demodulator/eomprising delay lines,/multiplexer,/phase detector,/charge pump circuit,/quantizer and/digital integrator. The/modulation signal in/intermediate frequency/segment will pass/through/delay lines around 15 thus phase - the one cycle time and compared with original input modulation signal and the comparison which is produces a compared pulse/converted into/voltage and store in/capacitor by way of/charge and quantized howing pump circuit. The quantized voltage has been accumulated, then re-select a is acquired new delayed output signal/to compare its phase with/input signal./This system the phase difference between in but signal and delayed rignal is similar to PLL, is a foedback system. This quantized digital signal again pass is used to select a delay for the delayed signed for the through a low-pass filter to filter out high frequency quantized noise to get the next cycle. The phase difference is continuously evaluated original digital modulation signal. and adjusted to produce zero phase difference, much like This invention combines the function of demodulation and enalog to digital In this manner, the digital phase-locked loop. modulation signal is collected at the system output.

MARKED-UP SUBSTITUTE SPECIFICATION

A New Method Of Digital FM Demodulator 9 DIGITAL FM DEMODULATOR WITH DEDUCED QUANTIZATION NOISE

BACKGROUND OF THE INVENTION

Invention 1. Field of the linvention

The present invention relates to a new method of digital frequency(FM) demodulation
FM
modulation/demodulater and more particularly, to a digital/frequency
extracts a digital time sequence from curinformediate
modulation demodulator that using the structure of time-to-digital convertor and
frequency (IF) carrier while reducing quantization error and eliminating
the concept of delta-sigma analog to digital convertors
a requirement of a reference clock.

of the 2.Description Of The Prior Art

The frequency modulation (FM) is lone of important and common method/in

The of the system
radio communication system that its receiver end/contains the FM

demodulation circuit which/often/using analog design circuit and the

conventional analog style FM demodulation circuit including detector circuit and

(PLL)

15 browshit flu a larger

A phase lock loop/circuit. / ff bring the detector into integrated circuit, then / it-need

bigget chip area and it implement PLL into integrated circuit, then an external capacitor is necessary outside this chip.

If the modulated signal need the digital signal process after described above requires and described above requires an along the digital converter to convert the demodulated analog signal into digital signal. To reclaim nearwhile, this the analog signal is leave to be interfered by noise signal Alowever, the digital FM demodulator will first convert the modulation intermediate-frequency (IF) signal

Often the necessary circuitry to implement an FM demodulator is constructed on an integrated circuit chip.

thereafter a into digital signal by way of analog-to-digital converter, then using digital signal processor to demodulate this modulation signal. The analog-to-digital converter the conventional operate at high and digital signal processor used in/digital FM demodulator must/nave fast speed to demodulate the modulation signal in real time.It also/could use reference clock with/multiple-fold frequency of modulation signal for sampling the input medulation signal to detect its phase change then demodulate, but requires such technology/peed a high frequency reference clock.

The conventional methods of digital RF communication system always need to convert the analog signal into digital signal in the receiver end with the drawbacks/that increasing the circuit complexity. Thus, the demodulation circuit to reduce quantization error a carefully chosen (combines the detector circuit/or PLL with analog-to-digital circuit/could simply a result in accurate decidal afron while simplifying circuit design also will be one of major objectives today.

SUMMARY OF THE INVENTION

It is therefore a primary objective of the present invention to provide a new method of digital FM demodulator will be applicable in radio communication pagersi the modulation-demodulation section in receiver end also Global Positioning Satellite (Digital Enhanced Cordless ceuld be applicable in BB celf, cellular phone GPS system, and DECT system

The next objective of the present Invention is to provide a digital FM imblemented demodulator/with two function of modulation demodulation and/analog-to-digital

converter ⋌ conversion. The input intermediate-frequency signal/pass through/this invention quantization noise thereby generating demodulator will generate a digital signal including high-frequency quantized signal. then, by way of a low-pass filter to filter out above quantized noise signal is filtered baseband acquire to/get the basedband signal.

A further

The other objective of the present invention is to provide a digital FM adalts a demodulator which adopt the PLL structure and utilize the concept of deltadoes not require Conversion sigma analog-to-digital/sonverter which/without connect external components And high frequency reference clock so that easy for integration.

The present provides over invitar rystems in the prior art by wing This invention with advantages that not only use delay lines as the timing and by adapting reference/but also adopt the concept of delta-sigma analog-to-digital/senverter demodulation to achieve the time-to-digital conversion for digital FM/demodulator. This digital includes FM demodulator/including delay lines,/m-to-1 multiplexer,/phase detector, charge pump circuit, quantizer and digital integrator. The modulation signal intermediate frequency/segment pass through the delay lines, with the the prograftle. , 15 delay time/around one cycle time, and this/delayed signal/compare is/phase of the Comparison produces a which is applied to the A with original signal. This compared pulse will go through charge pump circuit where into a level which charge is a cumulative charge is / and convert into a voltage level stored in capacitor. This quantized voltage is Baccumulated by the digital integrator, then sample another output signal of delay lines and compare phase with input signal. This system is similar to PLL , I-C, taking phase as the ervor gignal is a feedback system. The quantized digital signal will feed through flow-pass

defined by the sampling rate of the system
filter to filter out high frequency noise and get the original modulation signal, i.e.,
the putter
this modulation signal is a digital signal.

BRIEF DESCRIPTION OF THE DRAWINGS

The drawings disclose an illustrative embodiment of the present invention, which serves to exemplify the various advantages and objects hereof, and are as follows:

Fig.1 is the circuit block diagram of digital FM demodulator according to the present invention.

Fig.2 is the circuit waveform of digital FM demodulator according to the present invention.

Fig.3 is the system structure of digital FM demodulator according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT



Which illustrates Please refer to Fig.1 that relates to the circuit block diagram of digital FM demodulator. The modulation signal Ai(t) is fed into reference delay lines 11, said reference delay lines 111 including coarse delay line 111 and fine delay line 112. those delay time of delay lines 111 and 112 is controlled separately by other circuits. The fine delay lines 112 bas/multiple output signals Ai1(t),Ai2(t),Ai3(t)...... Aij(t) which could be expressed as follow: -> Where-Tc| the total fixed delay time of coarse delay lines, Tithe unit delay time of fine delay lines.

The phase detector compares the phase difference between Aid and Ai, then generate/up and/down signal The m-to-1 multiplexer/will select one of output signal Ai0(t), Ai1(t), Ai2(t) Aij(t) from fine delay lines 112 and name it as/Aid signal If the rising edge of Aid signal lead the Ai signal, up signal will generated as an effective pulse and its pulse width is just same as the time difference and the will not be generated between the rising edges of Ai and Aid, but down signal do not genarate any impressed on the by pussiner, the effective pulse. The total delay time of Ai signal/paes through delay lines is where dis the number of "Tc+d*T", and the pulse width will equal to "T-Tc-d*T"/wheft than period T of/Ai signal welf if the rising edge of Aid signal lag the Ai signal down signal equal to will generate an effective pulse and its pulse width is also just same as the time difference of Aid and Ai-signal, and the pulse width will equal to "Tc+d+T-T".



. The bhazdetector output Atts value is positive when Aid lead the Ai signal, on the contrary its value is coveridered negative when Aid lag Ai signal. Beth effective pulse of up and down signal will are applied trigger the charge pump circuit 14 for charging and discharging to capacitor, Cc, which will generate a voltage difference, Vf, and its voltage level a proportional to the time difference or phase difference of/Aid and Ai signal⁵ Each cycle of input modulated signal will generate a Vf which is accumulated by quantizer 15 in/stored capacitor Cc and this/stored voltage will be quantized/to generate a bit stream digital signal y(k), y(k) is the output digital sequence of/total system. Quantizer 15 is alanalog-to-digital converter which could be one-bit or one- may be justicemented by a voltage multiple-bit converter. Dne/bit converter/is the comparator. The quantizer 15 in In the preferred embodiment, this invention adopt/one-bit voltage comparator. In the preferred embodimend, Digital integrator 16 accumulate output digital signal y(k), actually, it is simply digital interpretor 16 is taking the output of , as its in but an up-down counter due to quantizer 15/is one bit analog-digital converter. The counter output signal will select one output Aid signal from the fine delay lines by way of multiplexer and compare its phase with Ai signal. Consequently, the The applied will be increased by delay time of Aid signal is controlled by output signal y(k) it will delay one more Conversely unit time if y(k)=1. On the contrary, the delay of Aid decrease one unit delay if


the functions is a The outlet signal YCK feet back. y(k)=0. Thus, this whole system is similar to PLL structure ((K) is feedback to adjust the Aid delay time and make the next rising edge of Ai signal arrive at 13 simultaneously with the phase detector with rising edge of Aid signal simultaneously. & The Aid signal is just delayed one cycle than Ai signal when the system is locked.



Referring to shown in Fig.2, this is the circuit waveform of digital FM demodulator are shown according to the present invention/T(k) is the kth cycle time of/input modulation the riging edge of and the signal and P(k) is the time difference of Aid rising edge with next Ai cycle. The effective pulse of up signal means P(k) is positive value, but the down signal make P(K) negative. That is because the maximum frequency shift of input modulation signal is much smaller than carrier frequency, the change of T(k) is small relative to carrier cycle 🕊 Therefore, The effective pulse of up signal and down signal only happer at the rising edge of Aid and Ai signal and this effective pulse has been transferred to Vf that is stored in/capacitor Cc by way of charge pump circuit/before/arriving of falling edge. This falling edge/could/be the trigger clock of the quantizer and Thus, the does not require an Puring the That means this system do not need external reference clock. As shown in Fig. 2 way he developed

Fig. 2 waveform diagrams a formula as follows: $P(k+1)=P(k)+T(k)-T(k-1)+y(k)*T_{\ell}$ Definition whome ΔT(k)=T(k)-T(k-1), ----- (3) Therefore, we could get $P(k+1)=P(k)+\Delta T(k)+y(k)*T_{*}$ ----(4)

If V(k) means the capacitor voltage at kth cycle/based on Fig.2, we could see V(k) signal is generated by V(k-1) and Ic signal to charge/discharge Cc



 $\Delta Vf_a = Ic/Cc*P(k) = (5),$

If the trigger clock is the input modulation signal Ai, then the Cc voltage level will be next formula when charge-discharge is at kth cycle $\Delta Vf_b=y(k)^*lb/Cc^*[T(k)+T(k+1)]/2$

Then, $\Delta V f = \Delta V f = b \frac{(7)^{2}}{(8)^{2}}$ $V(k+1) = V(k) + \{y(k)^{*}(lb/Cc)^{*}[T(k) + T(k+1)]/2\} + \{lc/Cc^{*}P(k)\}_{a} \frac{(8)^{2}}{(8)^{2}}$

Because the maximum frequency shift is much smaller than carrier a phroximately frequency, the T(k) is around equal to carrier cycle Tc

 $V(k+1)=V(k)+ic/Cc^*P(k)+y(k)^*(ib/Cc)^*Tc_{\mu}-\frac{(9)^{\mu}}{2}$

Assume -

A=1c/Cc) and B=(1b/Cc)+Tc. Then

We could get next formula?

V(k+1)=V(k)+A*P(k+1)+B*y(k).

Incomplete P(k+1) into above formula, then get

 $V(k+1)=V(k)+A^{*}[P(k)+\Delta T(k)+y(k)^{*}\tau]+B^{*}y(k)$

The quantized output of V(k) is the total system output.

As shown in Fig. 3, is the system structure of digital FM demodulator

is shown illustrates
according to the present invention. This diagram is a two level delta-sigma

leveloped from the analysis above
structurer its input is $\Delta T(k)$, that also is the signal difference of T(k) and T(k-1).

The concept of the output signal, y(k) in present invention is similar to a

In both systems,

conventional analog-digital converter output signal. The quantized noise signal
into the region. However in conventional systems,
is shifted to high frequency segment. So, the output digital signal y(k) is

and Altered from
accumulated first then filter out quantized noise by the digital filter to get the

These technology is similar to conventional delta-sigma analog-to-digital

As shown above converter. Based on above deduction, the output digital signal is the produced by


The street produced by

In the system of the present invention, the differentiation of original modulation signal. (In brief) y(k) signal filter outsine

of is filtered quantized noise by way of low-pass digital filter before signal accumulation.

The present over This invention provide a FM digital demodulator which with more advantages, than conventional technology as follow:

modulation signal. -



- 2. The present invention to provide a digital modulation demodulator which adupts a cadept the PLL structure and utilize the concept of delta-sigma analog-to-digital converter which without connect external component and high frequency reference clock so that easy for integration.
- function of demodulation and analog-to-digital conversion. The input of the intermediate-frequency signal pass through this invention demodulator will and generate a digital signal including high-frequency/quantized signal. Then by an inherent the way of low-pass filter to filter out above quantized noise signal to get the basedband signal.

Many changes and modifications in the above described embodiment of the invention can, of course, be carried out without departing from the scope thereof. Accordingly, to promote the progress in science and the useful arts, the invention is disclosed and is intended to be limited only by the scope of the appended claims.